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Ambipolar integrated circuits were prepared with polydiketopyrrolopyrrole-terthiophene as the
semiconductor. The field-effect mobility of around 0.02 cm2 /V s for both electrons and holes
allowed for fabrication of functional integrated complementary metal-oxide semiconductor
CMOS-like inverters and ring oscillators. The oscillation frequency was found to have a near
quadratic dependence on the supply bias. The maximum oscillation frequency was determined to be
42 kHz, which makes this ring oscillator the fastest CMOS-like organic circuit reported to date.
© 2011 American Institute of Physics. doi:10.1063/1.3589986
Copolymers with diketopyrrolopyrrole DPP units are
emerging as attractive semiconducting materials for organic
solar cells1–3 and transistors.4–8 In DPP based bulk-
heterojunction solar cells power conversion efficiencies over
5% are obtained9 and high hole mobilities are found in field-
effect transistors FETs.4,6,7 For FETs even ambipolar opera-
tion is observed.4,5,8 Efficient injection and transport of both
electrons and holes allows for the fabrication of complemen-
tary metal-oxide semiconductor CMOS logic based on am-
bipolar transistors, i.e., CMOS-like logic, which combines
the robustness and good noise margin of truly complemen-
tary logic with the ease of processing of unipolar logic.
CMOS-like logic has been demonstrated10,11 but the avail-
ability of an ambipolar semiconductor that exhibits
both high and balanced electron and hole mobilities has
been the main bottleneck to manufacture complementarylike
logic that competes in performance with its unipolar coun-
terpart. Recently, we reported that polyDPP-terthiophene
PDPP3T Fig. 1a exhibits nearly balanced electron and
hole mobilities.5 Here, we show the first integrated circuits
based on DPP-copolymers. CMOS-like ring oscillators oper-
ating at frequencies up to 42 kHz are demonstrated. These
are the fastest organic CMOS-like circuits reported to date
and approach the speeds obtained in state-of-the-art organic
CMOS12 and organic unipolar13,14 circuits. This makes DPP-
copolymers viable candidates to act as the semiconductor in
high performance organic logic.
Integrated circuits were fabricated from FETs with pat-
terned gates on a monitor wafer in a bottom-gate bottom-
contact architecture Fig. 1a. To build the transistor gates
and a first interconnect layer a phosphorous doped polycrys-
talline silicon layer 250 nm was applied via chemical vapor
deposition, structured by conventional photolithography, and
thermally oxidized to yield the gate oxide 206 nm with a
gate capacitance of 17 nF /cm2. Then vertical interconnects
were defined by photolithography. Next titanium/gold was
sputtered and patterned creating the source and drain elec-
trodes and the second layer of interconnects. Finally,
PDPP3T was applied by spin coating, after which the stack
was annealed at 140 °C in vacuum for 24 h.
The SiO2 gate dielectric is thermally grown on the poly-
crystalline gate, which is notoriously rough. The resulting
rough dielectric surface could hamper charge transport. The
atomic force microscopy AFM topography of the bare gate
dielectric and gold source and drain contacts is presented in
Fig. 1b. The root-mean-square roughness of the bare SiO2
dielectric is very large, about 9 nm. To study the impact of
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FIG. 1. Color online a Structure of PDPP3T and cross-section of the
transistor and vias. b AFM topography of the bare SiO2 gate dielectric on
polycrystalline silicon middle with source and drain contacts left and
right. c Grey: transfer characteristics of 16 identical PDPP3T transistors
L=5 m; W=1000 m measured at drain biases of 20, 40, and 60 V.
Black: average of the 16 transfer characteristics.
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this roughness on the charge transport, we fabricated 16
identical transistors, all with a channel length, L, of 5 m
and a width, W, of 1000 m. In Fig. 1c transfer curves of
these transistors are plotted for different drain biases. The
transistors exhibit similar electrical characteristics; the stan-
dard deviation in the drain current is only 10%. The averaged
electron and hole mobility amounts to 0.02 cm2 /V s and
0.04 cm2 /V s, respectively, comparable to the mobility in
FETs made using atomically smooth SiO2.5 The hysteresis is
slightly larger than observed before,5 which we tentatively
ascribe to a more hydrophilic gate dielectric surface.15 The
apparent insensitivity of the charge carrier mobility in
PDPP3T to the gate dielectric surface roughness is remark-
able in view of earlier findings where pentacene or pBTTT
films were used.16–19 There, a mobility decrease by two or-
ders of magnitude was reported for a similar surface rough-
ness of 9 nm. We conjecture that the insensitivity of the
charge carrier mobility in PDPP3T to the surface morphol-
ogy of the dielectric is due to the amorphous nature of the
film, in contrast to pentacene and pBTTT which are poly-
crystalline. The high mobility and uniformity of the fabri-
cated PDPP3T transistors enables integration of multiple
transistors into more complex circuits.
FETs made with PDPP3T are ambipolar, i.e., both elec-
trons and holes can be injected using a single electrode ma-
terial, here gold. The transistors allow for fabrication of
integrated circuits not based on unipolar logic but on
complementarylike logic instead. In CMOS-like logic an in-
verter is created by combining two ambipolar transistors as
depicted in the Fig. 2a. Both gates are shorted and the
source of the first transistor is connected to the drain of the
second. The input bias, Vin, is then applied to the shorted
gates, while the output voltage, Vout, is read from the point
where the source and drain of both transistors are connected.
In Fig. 2b a typical static input/output characteristic is
shown of an inverter based on two identical transistors with
L=5 m and W=100 m. Voltage inversion is demon-
strated for both negative and positive supply biases, VDD, as
expected for an ambipolar inverter.
The operation mechanism of a CMOS-like inverter
working in the first quadrant is schematically depicted in Fig.
2c. An inverter is basically a voltage divider with two tran-
sistors acting as tunable resistors, controlled by the input
voltage. When the input bias is low Vin=0 V, region 1
more holes are accumulated in organic field-effect transistor
1 OFET1 than in OFET2, making the resistance of OFET1
lower than that of OFET2. As a consequence, Vout ap-
proaches VDD. When the input bias is increased to about half
VDD, OFET1 and 2 work in p- and n-type modes, respec-
tively, with about equal charge density and resistivity. Hence,
the output voltage is about half the input voltage. When the
input bias is increased even further and approaches the sup-
ply bias Vin=VDD, region 3, more electrons are accumu-
lated in OFET2 than in OFET1. The resistance of OFET2 is,
therefore, lower than that of OFET1 and Vout approaches
zero. The steepness of the slope of the inverter curve indi-
cates the gain of the inverter. The present PDPP3T-based
inverters have a gain around 20, which is comparable to that
of state-of-the-art CMOS-like inverters and to organic invert-
ers made on atomically smooth SiO2.5
Ambipolar transistors can never be switched off com-
pletely Fig. 1c. Due to the accumulation of charge carri-
ers in the transistors at input voltages close to 0 V and VDD,
the inverter is consuming power in both states. This is a
drawback of CMOS-like logic as compared to truly CMOS
logic where the transistors can be switched off and the power
consumption is minimal in these states. The undesirable cur-
rent is reflected in a positive slope of the inverter character-
istics in region 1 and 3. The slope depends on the mobility of
electrons and holes and on the lateral dimensions of the two
transistors. To optimize the characteristics of the inverter, we
changed the geometry of the composing transistors. Figures
3a–3c shows input-output characteristics for different
supply biases as the width of OFET1 in the inverter is in-
creased from 100 to 500, and 1000 m. When OFET1 is
enlarged, a decrease of the positive slope is observed in re-
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FIG. 2. Color online a CMOS-like logic inverter schematic. b Typical
input-output characteristic of an inverter based on two identical transistors
L=5 m, W=100 m measured at a supply bias VDD of 80 and 80 V.
c Schematic diagram of the operation mechanism of a CMOS-like inverter
in 3 regions as indicated in b: 1 Vin=0 V, 2 VinVDD /2, and 3 Vin
=VDD.
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FIG. 3. Color online Input-output characteristics of three inverters. The
width of OFET1 is increased from a 100 m to b 500 m and c
1000 m. The inset shows an optical micrograph of each inverter.
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gion 1 while the slope in region 3 is increased. In this way
the width of the transistors is a handle to optimize the in-
verter characteristics.
Five inverters were connected in series to create an in-
tegrated CMOS-like ring oscillator Figs. 4a and 4b. To
read out the state of the ring oscillator a buffer stage was
implemented. Three kinds of fully functional five stage ring
oscillators were fabricated based on the inverters presented
above. We focus on the ring oscillator comprising identical
transistors, because it outperformed the other ring oscillators.
The output of the oscillator as a function of time is depicted
in the inset of Fig. 4c. An oscillation frequency of about 42
kHz was obtained at a supply bias of 130 V, which makes
this ring oscillator the fastest organic CMOS-like circuit re-
ported to date.
The oscillation frequency is found to have a quadratic
dependence on the supply bias for values of VDD larger than
about 80 V Fig. 4c. A tentative explanation follows from
the waveform of the measured output voltage of the ring
oscillator, Vout, which exhibits a saw-tooth shape Fig. 4c
inset. This shape implies that the pull-up and pull-down
transistors are always in saturation like in Fig. 2b-region
2. The saturated current of one inverter stage is used to
charge the capacitance, CL, of the next inverter stage. Cur-
rent conservation then yields20
CoxW
2L




where Vt, , and Cox are the threshold voltage, charge carrier
mobility, and the gate oxide capacitance, respectively. The
charging time or stage delay time can then be calculated by
integrating Eq. 1. The oscillation frequency, f , which is




VDD − Vt2Cox. 2
With Vout=Vmin
VmaxdVout, where Vmax and Vmin are the maxi-
mum and minimum output voltages during the oscillation,
respectively. The effective mobility for electrons and holes
was measured to be nearly constant at gate biases larger than
80 V. Hence for large biases a quadratic dependence is found
in good agreement with Fig. 4c. For smaller gate biases the
mobilities are not constant but depend on the gate bias yield-
ing a more than quadratic dependence of oscillation fre-
quency on bias.
In summary, we demonstrated ambipolar transistors, in-
tegrated CMOS-like inverters, and ring oscillators with
PDPP3T as semiconductor. The obtained oscillation fre-
quency in ring oscillators was determined to be 42 kHz,
which makes the ring oscillator the fastest organic CMOS-
like circuit reported to date.
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FIG. 4. Color online a CMOS-like logic ring oscillator schematic. b
Optical micrograph of the integrated ring oscillator. c Log-log plot of the
oscillation frequency vs supply bias markers with quadratic fit line, Vt
=35 V. Inset: output of the ring oscillator vs. time at VDD=100 V, deter-
mined by measuring the current through a transistor in the buffer stage.
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